Assistive Circuit for Lowering Minimum Operating Voltage and Balancing Read/Write Margins in an SRAM Array

There is a trade-off between read stability and writability under a full-/half-select condition in static random access memory (SRAM). Another trade-off in the minimum operating voltage between the read and write operation also exists. A new peripheral circuit for SRAM arrays, called a variation sensor, is demonstrated here to balance the read/write margins (i.e., to optimize the read/write trade-off) as well as to lower the minimum operation voltage for both read and write operations. A test chip is fabricated using an industrial 45-nm bulk complementary metal oxide semiconductor (CMOS) process to demonstrate the operation of the variation sensor. With the variation sensor, the word-line voltage is optimized to minimize the trade-off between read stability and writability (V WL,OPT = 1.055 V) as well as to lower the minimum operating voltage for the read and write operations simultaneously (V MIN,READ = 0.58 V, VMIN,WRITE = 0.82 V for supply voltage (V DD ) = 1.1 V).

[1]  M. Khellah,et al.  Effect of Power Supply Noise on SRAM Dynamic Stability , 2007, 2007 IEEE Symposium on VLSI Circuits.

[2]  Carl Radens,et al.  A 64Mb SRAM in 32nm High-k metal-gate SOI technology with 0.7V operation enabled by stability, write-ability and read-ability enhancements , 2011, 2011 IEEE International Solid-State Circuits Conference.

[3]  M. Khellah,et al.  Wordline & Bitline Pulsing Schemes for Improving SRAM Cell Stability in Low-Vcc 65nm CMOS Designs , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[4]  P. T. Vanathi,et al.  An Enhanced Architecture of CMOS Phase Frequency Detector to Increase the Detection Range , 2014 .

[5]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[6]  Carl Radens,et al.  A 64 Mb SRAM in 32 nm High-k Metal-Gate SOI Technology With 0.7 V Operation Enabled by Stability, Write-Ability and Read-Ability Enhancements , 2011, IEEE Journal of Solid-State Circuits.

[7]  Anantha Chandrakasan,et al.  A 28nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6V , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  Pramod Kolar,et al.  A 32nm High-k metal gate SRAM with adaptive dynamic stability enhancement for low-voltage operation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Wansoo Nah,et al.  Immunity Test for Semiconductor Integrated Circuits Considering Power Transfer Efficiency of the Bulk Current Injection Method , 2014 .

[10]  Atsushi Kawasumi,et al.  A process-variation-tolerant dual-power-supply SRAM with 0.179µm2 Cell in 40nm CMOS using level-programmable wordline driver , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  Kevin Zhang,et al.  A 32 nm High-k Metal Gate SRAM With Adaptive Dynamic Stability Enhancement for Low-Voltage Operation , 2011, IEEE Journal of Solid-State Circuits.

[12]  Kevin Zhang,et al.  A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry , 2012, 2012 IEEE International Solid-State Circuits Conference.

[13]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[14]  Zheng Guo,et al.  Compensation of systematic variations through optimal biasing of SRAM wordlines , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[15]  T. Iwasaki,et al.  A 45-nm single-port and dual-port SRAM family with robust read/write stabilizing circuitry under DVFS environment , 2008, 2008 IEEE Symposium on VLSI Circuits.