Systematic approximate logic optimization using don't care conditions

Approximate computing has emerged as a new design paradigm in wide variety error resilient applications to decrease the hardware cost in an acceptable deviation from the nominal output values. In this paper, a logic approximation technique is proposed which takes the advantage of error budget in error tolerant applications to achieve an approximation circuit with smaller area and latency. Moreover, a heuristic is proposed to prune the search space, which increases the scalability of the proposed technique. The results show 38.3% reduction in area and 26.6× speed up compared to the state-of-the-art approximation techniques.

[1]  Melvin A. Breuer,et al.  Intelligible test techniques to support error-tolerance , 2004, 13th Asian Test Symposium.

[2]  Payman Behnam,et al.  Formal equivalence verification and debugging techniques with auto-correction mechanism for RTL designs , 2013, Microprocess. Microsystems.

[3]  Rolf Drechsler,et al.  BDD minimization for approximate computing , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[4]  Sandeep K. Gupta,et al.  A new circuit simplification method for error tolerant applications , 2011, 2011 Design, Automation & Test in Europe.

[5]  Ilia Polian,et al.  Adaptive voltage over-scaling for resilient applications , 2011, 2011 Design, Automation & Test in Europe.

[6]  Antonio Ortega,et al.  Hardware testing for error tolerant multimedia compression based on linear transforms , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[7]  Masahiro Fujita,et al.  Improved heuristics for finite word-length polynomial datapath optimization , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[8]  Andreas Gerstlauer,et al.  Approximate logic synthesis under general error magnitude and frequency constraints , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  David Bañeres,et al.  Variable-latency design by function speculation , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[10]  Tsuyoshi Iwagaki,et al.  Logic simplification by minterm complement for error tolerant application , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[11]  Masahiro Fujita,et al.  Automatic Merge-Point Detection for Sequential Equivalence Checking of System-Level and RTL Descriptions , 2007, ATVA.

[12]  Kaushik Roy,et al.  ASLAN: Synthesis of approximate sequential circuits , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Sandeep K. Gupta,et al.  Approximate logic synthesis for error tolerant applications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).