A Power-Gating Scheme for MCML Circuits with Separable-Sizing Sleep Transistors