CMOS image compression sensor with algorithmically-multiplying ADCs
暂无分享,去创建一个
[1] Ralph Etienne-Cummings,et al. Implementation of steerable spatiotemporal image filters on the focal plane , 2002 .
[2] Roman Genov,et al. Focal-Plane Spatially Oversampling CMOS Image Compression Sensor , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] R. Genov,et al. Focal-Plane Algorithmically-Multiplying CMOS Computational Image Sensor , 2009, IEEE Journal of Solid-State Circuits.
[4] R. Schuffny,et al. CMOS image sensor with mixed-signal processor array , 2003 .
[5] Akira Matsuzawa,et al. A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras , 1997, IEEE J. Solid State Circuits.
[6] Gert Cauwenberghs,et al. Algorithmic partial analog-to-digital conversion in mixed-signal array processors , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[7] Akira Matsuzawa,et al. A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras , 1997, IEEE J. Solid State Circuits.
[8] P. Hasler,et al. MATIA: a programmable 80 /spl mu/W/frame CMOS block matrix transform imager architecture , 2006, IEEE Journal of Solid-State Circuits.