Lithography-friendly analog layout migration

Lithographic effects have long been a primary yield consideration during integrated circuit (IC) manufacture. Especially the random spot defects may easily lead to functional failures across the chip. In this paper, a lithography-friendly analog layout migration flow is proposed. The optimization is achieved by intelligent redundant space utilization, which includes wire widening and wire shifting in order to minimize global probability of failure. We also propose a way of effectively reduce the probability of failure by a reasonable chip area compromise. Our experimental results indicate significant yield improvement for both short and open type faults.

[1]  C.-J. Richard Shi,et al.  Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Sandip Kundu,et al.  Lithography aware critical area estimation and yield analysis , 2011, 2011 IEEE International Test Conference.

[3]  C.-J. Richard Shi,et al.  Layout compaction for yield optimization via critical area minimization , 2000, DATE '00.

[4]  David Z. Pan,et al.  Track Routing and Optimization for Yield , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Yao-Wen Chang,et al.  Double patterning lithography-aware analog placement , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[6]  Israel Koren,et al.  Fault-Tolerant Systems , 2007 .

[7]  Marek Syrzycki,et al.  Manufacturability analysis of analog CMOS ICs through examination of multiple layout solutions , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..