Fully functional fine-grain vertically integrated 3D focal plane neuromorphic processor

This paper presents the first fully functional fine-grain 3D vertically integrated focal plane system processor, implemented in the 3D interconnection technology of Tezzaron Semiconductors. The processor consists of an array of cells, auxiliar structures and general purpose blocks. The chip can acquire video and apply a series of image processing tasks to each frame employing local computation among cells. The chip has been successfully tested at 50Mhz.

[1]  Pablo Sergio Mandolesi,et al.  SCDVP: A Simplicial CNN Digital Visual Processor , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Andreas G. Andreou,et al.  A scalable and programmable simplicial CNN digital pixel processor architecture , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Paul D. Franzon,et al.  A 10.35 mW/GFlop stacked SAR DSP unit using fine-grain partitioned 3D integration , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[4]  Douglas Young,et al.  A 4-side tileable back illuminated 3D-integrated Mpixel CMOS image sensor , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Hsien-Hsin S. Lee,et al.  3D-MAPS: 3D Massively parallel processor with stacked memory , 2012, 2012 IEEE International Solid-State Circuits Conference.

[6]  K. Warner,et al.  Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).