A single-chip text-to-speech synthesis device utilizing analog nonvolatile multilevel flash storage

A single-chip solution for text-to-speech synthesis is presented. The chip utilizes analog nonvolatile multilevel storage (MLS) to store a corpus of natural speech elements. Synthesis is achieved by concatenating speech elements together at the word, subword, syllable, or phoneme level. An embedded micro-controller with custom peripherals performs the algorithmic tasks of the text-to-speech synthesis, namely text normalization, phonetic translation, and corpus phoneme selection. The chip is controlled via an SPI serial bus and synthesized speech is available as both analog and digital PCM audio. The chip has been fabricated in 0.5-μm flash CMOS.

[1]  H. Van Tran,et al.  A 2.5 V 256-level non-volatile analog storage device using EEPROM technology , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Chun-Mai Liu,et al.  An analog record, playback, and processing system on a chip for mobile communications devices , 1999, IEEE Journal of Solid-State Circuits.

[3]  Roberto Canegallo,et al.  Analog sense amplifiers for high density NOR flash memories , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[4]  Geoff Bristow,et al.  Electronic Speech Synthesis , 1984 .

[5]  Trevor Blyth,et al.  A Non-volatile Analog Storage Device Using EEPROM Technology , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Panos E. Papamichalis,et al.  Practical approaches to speech coding , 1987 .