Analysis and characterization of PDN impedance and SSO noise of 4k-IO 3D SiP

The this paper deals with the analysis of power distribution network (PDN) impedance and simultaneous switching output buffer (SSO) noise for a 3D system-in package (SiP) with 4k-IO widebus structure. The 3D SiP consisted of 3 stacked chips (a memory chip on the top, Si interposer in the middle, and a logic chip) and an organic package substrate. More than 4096 of through silicon vias (TSV's) were formed to the silicon interposer and the logic chip. The PDN impedance for each chip was extracted by using XcitePI (Sigrity Inc.). Then, the PDN impedance for the organic package substrate was extracted by using SIwave (Ansys Inc.). Finally, the total PDN impedance was synthesized to estimate the power supply disturbance due to the anti-resonance peak.

[1]  Joungho Kim,et al.  Sharing power distribution networks for enhanced power integrity by using Through-Silicon-Via , 2008, 2008 Electrical Design of Advanced Packaging and Systems Symposium.

[2]  Manabu Bonkohara,et al.  Current Status of Research and Development for Three-Dimensional Chip Stack Technology , 2001 .

[3]  Xiang Hu,et al.  Power delivery network design and optimization for 3D stacked die designs , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[4]  Joungho Kim,et al.  Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV) , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.