0.45-V operating Vt-variation tolerant 9T/18T dual-port SRAM
暂无分享,去创建一个
Shunsuke Okumura | Masahiko Yoshimoto | Hiroshi Kawaguchi | Hiroki Noguchi | Koji Kugata | Tomoya Takagi
[1] Shunsuke Okumura,et al. 7T SRAM enabling low-energy simultaneous block copy , 2010, IEEE Custom Integrated Circuits Conference 2010.
[2] Shunsuke Okumura,et al. 0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).
[3] Shunsuke Okumura,et al. A Dependable SRAM with 7T/14T Memory Cells , 2009, IEICE Trans. Electron..
[4] H. Pilo,et al. An SRAM Design in 65-nm Technology Node Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2007, IEEE Journal of Solid-State Circuits.
[5] S. Burns,et al. An SRAM Design in 65nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..
[6] Shunsuke Okumura,et al. Quality of a Bit (QoB): A New Concept in Dependable SRAM , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).
[7] Shunsuke Okumura,et al. A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection , 2009, 2009 22nd International Conference on VLSI Design.