Continuous time delta sigma modulators with reduced clock jitter sensitivity
暂无分享,去创建一个
[1] Van Der Zwan. A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .
[2] W. Snelgrove,et al. Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .
[3] R. V. Veldhoven. A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.
[4] E.J. van der Zwan,et al. A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[5] Maurits Ortmanns,et al. A continuous–time sigma–delta modulator with reduced jitter sensitivity , 2002 .
[6] Maurits Ortmanns,et al. A continuous-time /spl Sigma//spl Delta/ Modulator with reduced sensitivity to clock jitter through SCR feedback , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.