Performance analysis and comparison of 2 × 4 network on chip topology
暂无分享,去创建一个
[1] Vivek Kumar Sehgal,et al. State observer controller design for packets flow control in networks-on-chip , 2009, The Journal of Supercomputing.
[2] Kees G. W. Goossens,et al. Cost-performance trade-offs in networks on chip: a simulation-based approach , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[3] Radu Marculescu,et al. Key research problems in NoC design: a holistic perspective , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).
[4] Radu Marculescu,et al. Towards Open Network-on-Chip Benchmarks , 2007, First International Symposium on Networks-on-Chip (NOCS'07).
[5] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[6] Sudhakar Yalamanchili,et al. Interconnection Networks: An Engineering Approach , 2002 .
[7] Kees G. W. Goossens,et al. Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.
[8] Kees Goossens,et al. AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.