An Analysis Based on Fault Injection of Hardening Techniques for SRAM-Based FPGAs
暂无分享,去创建一个
[1] Charles E. Stroud,et al. BIST-based diagnosis of FPGA interconnect , 2002, Proceedings. International Test Conference.
[2] D. Bortolato,et al. Errata to “Identification and Classification of Single-Event Upsets in the Configuration Memory of SRAM-Based FPGAs” , 2003 .
[3] Alessandro Paccagnella,et al. Ion beam testing of ALTERA APEX FPGAs , 2002, IEEE Radiation Effects Data Workshop.
[4] L. Sterpone,et al. A new analytical approach to estimate the effects of SEUs in TMR architectures implemented through SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.
[5] Dhiraj K. Pradhan,et al. Fault-tolerant computer system design , 1996 .
[6] Luigi Carro,et al. Designing fault-tolerant techniques for SRAM-based FPGAs , 2004, IEEE Design & Test of Computers.
[7] Paolo Bernardi,et al. On the evaluation of SEU sensitiveness in SRAM-based FPGAs , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.
[8] Massimo Violante,et al. Multiple errors produced by single upsets in FPGA configuration memory: a possible solution , 2005, European Test Symposium (ETS'05).
[9] Anthony Salazar,et al. Radiation Test Results of the Virtex FPGA and ZBT SRAM for Space Based Reconfigurable Computing , 1999 .