New Efficient Design for XOR Function on the Transistor Level

This paper proposes a new design of 3T XOR gate. The proposed design of XOR gate is superior in terms of the speed, power consumption and power‐delay product in comparison to other 3T XOR gate designs available in the literature. The simulation has been carried out on Tanner EDA tool on BSIM3v3 90 nm technology.

[1]  Tripti Sharma,et al.  High speed, low power 8t full adder cell with 45% improvement in threshold loss problem , 2010, ICN 2010.

[2]  John P. Uyemura.  Introduction to VLSI Circuits and Systems , 2001 .

[3]  Yannis Tsividis,et al.  Mixed analog-digital VLSI devices and technology , 1996 .

[4]  Yuke Wang,et al.  New 4-transistor XOR and XNOR designs , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[5]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[6]  Tripti Sharma,et al.  A novel CMOS 1-bit 8T full adder cell , 2010 .

[7]  M.B. Srinivas,et al.  New improved 1-bit full adder cells , 2008, 2008 Canadian Conference on Electrical and Computer Engineering.

[8]  Yintang Yang,et al.  Novel low power full adder cells in 180nm CMOS technology , 2009, 2009 4th IEEE Conference on Industrial Electronics and Applications.

[9]  Shubhajit Roy Chowdhury,et al.  A high Speed 8 Transistor Full Adder Design Using Novel 3 Transistor XOR Gates , 2008 .

[10]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.