Electrical characterization of the copper CMP process and derivation of metal layout rules

Design rules were developed for the layout of copper Damascene interconnect layers to minimize the within-die resistance variation. The impact of various layout configurations on the metal sheet resistance was characterized using two different test vehicles. An increase in resistance was observed on wide lines and high pattern densities due to dishing and dielectric erosion, respectively. In addition to the above, narrow lines were severely impacted by the presence of wide adjacent features in close proximity. The pattern interaction distance for copper chemical-mechanical planarization (CMP) was calculated by analyzing the resistance variation at the edge of a density or width transition. In this work, the interaction distance was found to be on the order of 25 /spl mu/m (as opposed to a few millimeters for oxide CMP). From these results, a window of about 50 to 60 /spl mu/m was found to be necessary to obtain the effective pattern density for copper CMP. The resistance of the upper metal level was a strong function of the underlying layer density. Hence, multilevel pattern dependencies have to be considered when modeling and predicting the line resistance on a real design. However, unlike oxide polish, pattern density alone is insufficient to predict the final copper thickness. Width-dependent spacing rules are necessary to prevent clustering of features (narrow lines very close to wide buses) and avoid regions of very low density.

[1]  M. Angyal,et al.  Integration of Multi-Level Copper Metallization into a High Performance Sub-0.25μM Technology , 1998 .

[2]  Stan D. Tsai,et al.  A low cost and residue-free abrasive-free copper CMP process with low dishing, erosion and oxide loss , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[3]  Kapila Wijekoon,et al.  Copper CMP integration and time dependent pattern effect , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[4]  R. H. Havemann,et al.  Line width dependence of copper resistivity , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[5]  Seiichi Kondo,et al.  Complete-abrasive-free process for copper damascene interconnection , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).

[6]  Jayanthi Pallinti,et al.  Design rule methodology to improve the manufacturability of the copper CMP process , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[7]  K. Maex,et al.  Limitations to copper grain growth in narrow trenches , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[8]  G. Nanz,et al.  Modeling of chemical-mechanical polishing: a review , 1995 .

[9]  D. Boning,et al.  Technology scaling impact of variation on clock skew and interconnect delay , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[10]  D. Boning,et al.  Direct Measurement of Planarization Length for Copper Chemical Mechanical Planarization Polishing (CMP) Processes Using a Large Pattern Test Mask , 2001 .

[11]  D. Gardner,et al.  Influence of line dimensions on the resistance of Cu interconnections , 1998, IEEE Electron Device Letters.

[12]  D. Boning,et al.  A MATHEMATICAL MODEL OF PATTERN DEPENDENCIES IN Cu CMP PROCESSES , 1999 .

[13]  S. Nanjangud,et al.  Development of a production worthy copper CMP process , 1998, IEEE/SEMI 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (Cat. No.98CH36168).

[14]  Mong-Song Liang,et al.  Pattern dependence study of copper planarization using linear polisher for 0.13 /spl mu/m applications , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[15]  D. Boning,et al.  Characterization and modeling of oxide chemical-mechanical polishing using planarization length and pattern density concepts , 2002 .

[16]  Duane S. Boning,et al.  MODELING OF PATTERN DEPENDENCIES FOR MULTI-LEVEL COPPER CHEMICAL-MECHANICAL POLISHING PROCESSES , 2001 .

[17]  J. G. Ryan,et al.  Dual Damascene: a ULSI wiring technology , 1991, 1991 Proceedings Eighth International IEEE VLSI Multilevel Interconnection Conference.

[18]  Ronald J. Gutmann,et al.  Pattern Geometry Effects in the Chemical‐Mechanical Polishing of Inlaid Copper Structures , 1994 .

[19]  S. Murarka,et al.  Copper metallization for ULSL and beyond , 1995 .

[20]  Duane S. Boning,et al.  PATTERN AND PROCESS DEPENDENCIES IN COPPER DAMASCENE CHEMICAL MECHANICAL POLISHING PROCESSES , 1998 .