The compiler controlled pack cache and messaging

A compiler controlled pack cache allows the compiler to plan the allocation of the cache memory to minimize thrashing, group memory accesses, and specify strided transfers between the cache and main memory, thereby achieving a higher usable bandwidth and reducing the overall miss delay.Since it will soon be reasonable to have on-chip DRAM memories of 4 Mbits (512k bytes), a size comparable to the personal computer main memories of several years ago, the accesses to main memory will become more like the disc input/output of personal computers of several years ago.Message passing between adjacent devices will likely supplant busses, e.g. processor to DRAM to DRAM to DRAM to SCSI controller to keyboard controller, etc. Message passing is inherently faster than a buss.