Challenges and targets of MRAM-enabled scaled spintronic logic circuits