A 576 K 3.5-ns access BiCMOS ECL static RAM with array built-in self-test

An experimental 576 K BiCMOS emitter-coupled-logic (ECL)-compatible SRAM that achieves 3.5-ns access and cycle is discussed. The SRAM is fully self-testable using less than 1 K on-chip logic gates to assist characterization, wafer testing, and package testing. The I/O is also transistor-transistor-logic (TTL) programmable with the first-metal mask. >

[1]  Jack A. Mandelman,et al.  The use of simulation in semiconductor technology development , 1990 .

[2]  W. Haimsch,et al.  A 4ns 16k BiCMOS SRAM , 1989, Symposium 1989 on VLSI Circuits.

[3]  Y. Taur,et al.  A high-performance 0.5-μm BiCMOS technology with 3.3-V CMOS devices , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[4]  Stanley E. Schuster,et al.  A 128k 6.5 ns access/5 ns cycle CMOS ECL static RAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[5]  Rajiv V. Joshi,et al.  A 2ns Cycle, 4ns Access 512kb CMOS ECL SRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  A. Bhattacharyya,et al.  A half-micron manufacturable high performance CMOS technology applicable for multiple power supply applications , 1989, International Symposium on VLSI Technology, Systems and Applications,.

[7]  Frans P. M. Beenker,et al.  A realistic self-test machine for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.