A low cost approach for detecting, locating, and avoiding interconnect faults in FPGA-based reconfigurable systems
暂无分享,去创建一个
[1] Fabrizio Lombardi,et al. On the diagnosis of programmable interconnect systems: Theory and application , 1996, Proceedings of 14th VLSI Test Symposium.
[2] Kaushik Roy,et al. On Routability for FPGAs under Faulty Conditions , 1995, IEEE Trans. Computers.
[3] Yervant Zorian,et al. Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[4] Vinod K. Agarwal,et al. Testing and diagnosis of interconnects using boundary scan architecture , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[5] Richard J. Carter,et al. Defect tolerance on the Teramac custom computer , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[6] Prabhakar Goel,et al. Electronic Chip-In-Place Test , 1982, 19th Design Automation Conference.
[7] William H. Kautz,et al. Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.
[8] Tong Liu,et al. Diagnosis of interconnects and FPICs using a structured walking-1 approach , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[9] Fabrizio Lombardi,et al. Diagnosing Programmable Interconnect Systems for FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[10] Fabrizio Lombardi,et al. Bridging fault detection in FPGA interconnects using IDDQ , 1998, FPGA '98.