A design for an auxiliary associative parallel processor