Analysis of performance and implementation complexity of simplified algorithms for decoding Low-Density Parity-Check codes

This paper presents a novel technique to significantly reduce the implementation complexity of Low-Density Parity-Check (LDPC) decoders. The proposed technique uses high precision soft messages at the variable nodes but scales down the extrinsic message length, which reduces the number of interconnections between variable and check nodes. It also simplifies the check node operation. The effect on performance and complexity of the decoders due to such simplification is analyzed. A prototype model of the proposed decoders compliant with the WiMax application standard has been implemented and tested on Xilinx Virtex 5 FPGA. The implementation results show that the proposed decoders can achieve significant reduction in hardware complexity with comparable decoding performance to that of Min-Sum algorithm based decoders. The proposed decoders are estimated to achieve an average throughput in the range of 6–11 Gbps, even with short code lengths.

[1]  Syed Mahfuzul Aziz,et al.  Implementation of Low Density Parity Check Decoders using a New High Level Design Methodology , 2010, J. Comput..

[2]  Jing Wang,et al.  Modified min-sum decoding algorithm for LDPC codes based on classified correction , 2008, 2008 Third International Conference on Communications and Networking in China.

[3]  Hua Yang,et al.  Uniform All-Integer Quantization for Irregular LDPC Decoder , 2009, 2009 5th International Conference on Wireless Communications, Networking and Mobile Computing.

[4]  A. El-Maleh,et al.  Interconnect-Efficient LDPC Code Design , 2006, 2006 International Conference on Microelectronics.

[5]  Martin J. Wainwright,et al.  A 47 Gb/s LDPC decoder with improved low error rate performance , 2009, 2009 Symposium on VLSI Circuits.

[6]  Achilleas Anastasopoulos,et al.  A comparison between the sum-product and the min-sum iterative detection algorithms based on density evolution , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[7]  S.G. Wilson,et al.  Efficient quantization schemes for LDPC decoders , 2008, MILCOM 2008 - 2008 IEEE Military Communications Conference.

[8]  Troels Pedersen,et al.  EXIT Chart Analysis of Binary Message-Passing Decoders , 2007, 2007 IEEE International Symposium on Information Theory.

[9]  Nozomu Togawa,et al.  Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm , 2005, 2005 International Conference on Computer Design.

[10]  David J. C. MacKay,et al.  Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.

[11]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[12]  John G. Proakis,et al.  Digital Communications , 1983 .

[13]  P. T. Mathiopoulos,et al.  Simplified sum-product algorithm for decoding LDPC codes with optimal performance , 2009 .

[14]  Zhongfeng Wang,et al.  Improved low-complexity low-density parity-check decoding , 2008, IET Commun..

[15]  Zhongfeng Wang,et al.  High-Throughput Layered LDPC Decoding Architecture , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Vikram Arkalgud Chandrasetty,et al.  A reduced complexity message passing algorithm with improved performance for LDPC decoding , 2009, 2009 12th International Conference on Computers and Information Technology.

[17]  Tughrul Arslan,et al.  Performance analysis of IEEE defined LDPC codes under various decoding algorithms and their implementation on a reconfigurable instruction cell architecture , 2007, 2007 IEEE International SOC Conference.

[18]  Frank R. Kschischang,et al.  A bit-serial approximate min-sum LDPC decoder and FPGA implementation , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[19]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[20]  Myung Hoon Sunwoo,et al.  Simplified sum-product algorithm using piecewise linear function approximation for low complexity LDPC decoding , 2009, ICUIMC '09.

[21]  Khaled A. S. Abdel-Ghaffar,et al.  Two reliability-based iterative majority-logic decoding algorithms for LDPC codes , 2009, IEEE Transactions on Communications.

[22]  Shie Mannor,et al.  Fully Parallel Stochastic LDPC Decoders , 2008, IEEE Transactions on Signal Processing.

[23]  Barry G. Evans,et al.  Modified sum-product algorithms for decoding low-density parity-check codes , 2007, IET Commun..

[24]  Shie Mannor,et al.  An Area-Efficient FPGA-Based Architecture for Fully-Parallel Stochastic LDPC Decoding , 2007, 2007 IEEE Workshop on Signal Processing Systems.

[25]  David Declercq,et al.  Two-bit message passing decoders for LDPC codes over the binary symmetric channel , 2009, 2009 IEEE International Symposium on Information Theory.

[26]  Joseph R. Cavallaro,et al.  Semi-parallel reconfigurable architectures for real-time LDPC decoding , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[27]  Shu Lin,et al.  A binary message-passing decoding algorithm for LDPC codes , 2009, 2009 47th Annual Allerton Conference on Communication, Control, and Computing (Allerton).

[28]  Stephen G. Wilson,et al.  Multi-Gbps FPGA-Based Low Density Parity Check (LDPC) Decoder Design , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.

[29]  Vikram Arkalgud Chandrasetty,et al.  FPGA Implementation of High Performance LDPC Decoder Using Modified 2-Bit Min-Sum Algorithm , 2010, 2010 Second International Conference on Computer Research and Development.

[30]  Amir H. Banihashemi,et al.  A Differential Binary Message-Passing LDPC Decoder , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.