Low-Power Successive Approximation Converter With 0.5 V Supply in 90 nm CMOS

We report on the design and characterization of an ultralow-power converter, designed for use in baseband digitization in wireless sensor network radio receivers. The converter uses a successive approximation architecture and operates robustly with a supply voltage as low as 450 mV, overcoming charge leakage limitations. Implemented in a 90 nm CMOS process, this design achieves a figure of merit of 0.14 pJ/Conv.Step for the converter core and shows the integration of a complete data-conversion subsystem, including reference generation, from a 0.5 V supply.

[1]  Kristofer S. J. Pister,et al.  An ultralow-energy ADC for Smart Dust , 2003, IEEE J. Solid State Circuits.

[2]  S. Gambini,et al.  A 1.5MS/s 6-bit ADC with 0.5V supply , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[3]  Doris Schmitt-Landsiedel,et al.  A 0.5V, 1µW successive approximation ADC , 2002 .

[4]  K. Sakui,et al.  A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[5]  E.K.F. Lee,et al.  A 1-V, 8-bit successive approximation ADC in standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[6]  Boris Murmann,et al.  An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Michiel Steyaert,et al.  Analog VLSI Integration of Massive Parallel Signal Processing Systems , 1996 .

[8]  G. Palumbo,et al.  A low-voltage low-power voltage reference based on subthreshold MOSFETs , 2003, IEEE J. Solid State Circuits.

[9]  Jens Sauerbrey,et al.  A 0.5-V 1-μW successive approximation ADC , 2003, IEEE J. Solid State Circuits.