A 4-stage 60-GHz low-noise amplifier in 65-nm CMOS with body biasing to control gain, linearity, and input matching

A 4-stage 60-GHz low-noise amplifier is designed and laid out in a 65 nm CMOS technology. Transmission lines are used to realize the power matching networks at the input, output, and between the stages. Based on foundry-provided models, extensive electromagnetic simulations with Momentum® (a 2.5D simulator by Agilent) are performed on transmission lines, capacitors and I/O pads to model the behavior of the circuit at mm-wave frequencies. Furthermore, body biasing is used as a technique to control gain variability, linearity performance, and input matching of the designed LNA. Post-layout simulation results show that the LNA achieves a maximum gain of 21.3 dB at 60 GHz while consuming 20 mW from a 1.2 V supply. By changing the body bias voltage of the transistors in the two intermediate stages, the overall gain varies from 14 to 21.3 dB providing more than 7 dB of gain range. Adjusting the body biasing of the transistors in the last stage, results in a maximum IIP3 of more than 2 dBm for the overall amplifier. Also, the input return loss of the LNA is controlled by changing the bulk voltage of the input transistor in the first stage.

[1]  V. Gopinathan,et al.  A 2.5 V, 30 MHz-100 MHz, 7th-order, equiripple group-delay continuous-time filter and variable-gain amplifier implemented in 0.25 /spl mu/m CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  R. Mahnkopf,et al.  CMOS with active well bias for low-power and RF/analog applications , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[3]  A. Natarajan,et al.  A 60GHz variable-gain LNA in 65nm CMOS , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[4]  Chia-Hsin Wu,et al.  A 2 GHz CMOS variable-gain amplifier with 50 dB linear-in-magnitude controlled gain range for 10GBase-LX4 Ethernet , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  Daniela Dragomirescu,et al.  Accurate electromagnetic simulation and measurement of millimeter-wave inductors in bulk CMOS technology , 2010, 2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF).

[6]  D. Huang,et al.  Optimization of cascode CMOS low noise amplifier using inter-stage matching network , 2003, 2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668).

[7]  L. Larson,et al.  Modified derivative superposition method for linearizing FET low-noise amplifiers , 2004, IEEE Transactions on Microwave Theory and Techniques.

[8]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[9]  Mabrouki Aya,et al.  A variable gain 2.4-GHz CMOS low noise amplifier employing body biasing , 2009, 2009 Ph.D. Research in Microelectronics and Electronics.

[10]  C. Person,et al.  Theoretical and experimental study of various types of compensated dielectric bridges for millimeter-wave coplanar applications , 2000 .

[11]  T.W. Kim,et al.  A Common-Gate Amplifier With Transconductance Nonlinearity Cancellation and Its High-Frequency Analysis Using the Volterra Series , 2009, IEEE Transactions on Microwave Theory and Techniques.

[12]  Ru Huang,et al.  A 0.4-V Low Noise Amplifier Using Forward Body Bias Technology for 5 GHz Application , 2007, IEEE Microwave and Wireless Components Letters.

[13]  Raffaele Roberto Severino.  Design methodology for millimeter wave integrated circuits : application to SiGe BiCMOS LNAs , 2011 .

[14]  Shahriar Mirabbasi,et al.  On the use of body biasing to control gain, linearity, and noise figure of a mm-wave CMOS LNA , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[15]  Ken Leong Fong,et al.  Dual-band high-linearity variable-gain low-noise amplifiers for wireless applications , 1999 .

[16]  Krzysztof Iniewski,et al.  A 0.65V, 1.9mW CMOS low-noise amplifier at 5GHz , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[17]  Alan Bensky,et al.  Short-range Wireless Communication: Fundamentals of RF System Design and Application , 2003 .

[18]  Jeng-Han Tsai,et al.  A 0.7-V 60-GHz low-power LNA with forward body bias technique in 90 nm CMOS process , 2009, 2009 European Microwave Conference (EuMC).

[19]  Calvin Plett,et al.  RF circuit implications of moderate inversion enhanced linear region in MOSFETs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[21]  S. Seki,et al.  Coplanar Waveguides on High-Resistivity Silicon Substrates With Attenuation Constant Lower Than 1 dB/mm for Microwave and Millimeter-Wave Bands , 2011, IEEE Transactions on Electron Devices.

[22]  Tae Wook Kim,et al.  A 5.5-mW ${+}$ 9.4-dBm IIP3 1.8-dB NF CMOS LNA Employing Multiple Gated Transistors With Capacitance Desensitization , 2010, IEEE Transactions on Microwave Theory and Techniques.

[23]  Jeng-Han Tsai,et al.  A 71–76 GHz CMOS variable gain amplifier using current steering technique , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[24]  G. Gonzalez.  Microwave Transistor Amplifiers: Analysis and Design , 1984 .

[25]  Ali M. Niknejad,et al.  mm-Wave Silicon Technology: 60 GHz and Beyond , 2008 .

[26]  Barrie Gilbert.  A Low-noise Wideband Variable-gain Amplifier Using An Interpolated Ladder Attenuator , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[27]  José Silva-Martínez,et al.  A High Dynamic Range CMOS Variable Gain Amplifier for Mobile DTV Tuner , 2007, IEEE Journal of Solid-State Circuits.