A CMOS Frequency divider for 2.4/5GHz WLAN Applications with a Simplified Structure

In this paper, a dual-band integer-N frequency divider is proposed for 2.4/5.2 GHz multistandard wireless local area networks. It consists of a multi-modulus imbalance phase switching prescaler and two all-stage programmable counters. It is able to provide dual-band operation with high resolution while maintaining a low power consumption. This frequency divider is integrated with a 5 GHz VCO for multi-standard applications. Measurement results show that the VCO with frequency divider can work at 5.2 GHz with a total power consumption of 22 mW.

[1]  Chih-Hung Chien,et al.  A dual-band RF transceiver for multistandard WLAN applications , 2005, IEEE Transactions on Microwave Theory and Techniques.

[2]  Behzad Razavi,et al.  A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18-μm CMOS , 2005 .

[3]  H.R. Rategh,et al.  A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver , 2000, IEEE Journal of Solid-State Circuits.

[4]  Baohong Cheng,et al.  A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[5]  Robert Weigel,et al.  An interstage filter-free mobile radio receiver with integrated TX leakage filtering , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[6]  Chorng-Kuang Wang,et al.  A multi-band multi-standard RF front-end IEEE 802.16a for IEEE 802.16a and IEEE 802.11 a/b/g applications , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  Kiat Seng Yeo,et al.  Design of a low power wide-band high resolution programmable frequency divider , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Y. Deval,et al.  A universal radio frequency receiver architecture based on sampled analog signal processing , 2007, 2007 IEEE Northeast Workshop on Circuits and Systems.

[9]  Ji-Wook Kwon,et al.  An Inherently dB-linear All-CMOS Variable Gain Amplifier , 2011 .

[10]  Torben Larsen,et al.  Design of a simultaneous multi-band RF sub-sampling receiver , 2008, 2008 IEEE MTT-S International Microwave Symposium Digest.

[11]  Kiat Seng Yeo,et al.  Low power high-speed CMOS dual-modulus prescaler design with imbalanced phase-switching technique , 2005 .

[12]  Edgar Sanchez-Sinencio,et al.  A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier , 2003, IEEE J. Solid State Circuits.

[13]  Tun Zainal Azni Zulkifli,et al.  A reconfigurable LNA for multi-standard receiver using 0.18 μm CMOS technology , 2009, 2009 IEEE Student Conference on Research and Development (SCOReD).

[14]  Jeong-Hyun Choi,et al.  A multi-standard multi-band tuner for mobile TV SoC with GSM Interoperability , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[15]  Mohammed Ismail,et al.  A 3–V area–efficient wideband low–noise converter for multi–band multi–standard low–IF wireless receiver , 2002 .

[16]  Byoung Gun Choi,et al.  A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications , 2005, IEEE Journal of Solid-State Circuits.