Low power CMOS-magnetic nano-logic with increased bit controllability

Conventional magnetic logic using single-domain nanomagnets face severe challenges from power consumption, during field induced writing and clocking, and from poor selectivity over the logic cells. In this paper we report a novel CMOS integrated nanomagnetic logic architecture using Magnetic Tunnel Junctions (MTJs) as elemental cells. The integration details with 22nm CMOS technology is discussed and the feasibility of integration studied. The access transistors of the MTJs provide certain improvement in controllability over the bits of the logic. Increased controllability prevents unnecessary switching of the cells, as discussed in the paper, and hence saves power.

[1]  Kaushik Roy,et al.  A design methodology and device/circuit/architecture compatible simulation framework for low-power Magnetic Quantum Cellular Automata systems , 2009, 2009 Asia and South Pacific Design Automation Conference.

[2]  Wolfgang Porod,et al.  Magnetic quantum-dot cellular automata: Recent developments and prospects , 2008 .

[3]  Sanjukta Bhanja,et al.  Low Power Magnetic Quantum Cellular Automata Realization Using Magnetic Multi-Layer Structures , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[4]  Wolfgang Porod,et al.  Nanocomputing by field-coupled nanomagnets , 2002 .

[5]  Michael Niemier,et al.  Boolean logic through shape-engineered magnetic dots with slanted edges , 2010 .

[6]  Wolfgang Porod,et al.  Clocking structures and power analysis for nanomagnet-based logic devices , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[7]  Engin Ipek,et al.  Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing , 2010, ISCA.

[8]  A Imre,et al.  Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata , 2006, Science.

[9]  J. Bokor,et al.  Simulation studies of nanomagnet-based logic architecture. , 2008, Nano letters (Print).

[10]  Ryoichi Nakatani,et al.  Magnetic logic devices composed of permalloy dots , 2009 .

[11]  Wolfgang Porod,et al.  Controlling Magnetic Circuits: How Clock Structure Implementation will Impact Logical Correctness and Power , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[12]  W. Porod,et al.  Simulation of Power Gain and Dissipation in Field-Coupled Nanomagnets , 2004, 2004 Abstracts 10th International Workshop on Computational Electronics.

[13]  Mohmmad T. Alam,et al.  On-Chip Clocking for Nanomagnet Logic Devices , 2010, IEEE Transactions on Nanotechnology.

[14]  S. Datta,et al.  Proposal for an all-spin logic device with built-in memory. , 2010, Nature nanotechnology.