EXCL: A Circuit Extractor for IC Designs
暂无分享,去创建一个
[1] P. M. Hall,et al. Resistance calculations for thin film patterns , 1968 .
[2] T. Sakurai,et al. Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.
[3] N. Shigyo,et al. Coupling capacitances for two-dimensional wires , 1981, IEEE Electron Device Letters.
[4] P. Benedek. Capacitances of a planar multiconductor configuration on a dielectric substrate by a mixed order finite-element method , 1976 .
[5] Priscilla J. Fowler,et al. Symbolic Parasitic Extractor for Circuit Simulation (SPECS) , 1983, 20th Design Automation Conference Proceedings.
[6] P. Balaban. Calculation of the capacitance coefficients of planar conductors on a dielectric surface , 1973 .
[7] W. H. Dierking,et al. VLSI parasitic capacitance determination by flux tubes , 1982, IEEE Circuits & Systems Magazine.
[8] Kenji Yoshida,et al. An Integrated Mask Artwork Analysis System , 1980, 17th Design Automation Conference.
[9] Wray L. Buntine,et al. Automatic circuit analysis based on mask information , 1976, DAC '76.
[10] T. Ozaki,et al. PANAMAP-B: A Mask Verification System for Bipolar IC , 1981, 18th Design Automation Conference.