Local biasing and the use of nullator-norator pairs in analog circuits designs

Although local biasing of components used in an analog circuit is shown to be a very attractive design methodology, significantly simplifying the design procedure (Hashemian, 2005), it makes the DC supplies distributed and often not in desire locations in the circuit. In response to this problem a new technique is developed that in conjunction with the local biasing it handles the DC supply sources very smoothly and transfers them to the designated locations in the circuit, specified for global biasing. The technique utilizes nullator-norator pairs to do the required source transformation. Overall, the technique totally avoids nonlinearity in the operation due to a novel nullator modeling that is presented for locally biased components. For the lack of space, the method is only applied to MOS transistors here, but it can simply be extended to BJTs as well. As an example, a two stage amplifier with feedback is used to demonstrate the methodology.

[1]  Reza Hashemian.  New Analysis and Design Technique for Analog Circuits , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[2]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[3]  David G. Haigh.  A Method of Transformation from Symbolic Transfer Function to Active-RC Circuit by Admittance Matrix Expansion , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  David G. Haigh,et al.  Symbolic Framework for Linear Active Circuits Based on Port Equivalence Using Limit Variables , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Reza Hashemian.  Hybrid equivalent circuit, an alternative to Thevenin and Norton equivalents, its properties and applications , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[6]  Esteban Tlelo-Cuautle.  An efficient biasing technique suitable for any kind of the four basic amplifiers designed at nullor level , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  Raj Senani,et al.  Bibliography on Nullors and Their Applications in Circuit Analysis, Synthesis and Design , 2002 .

[8]  Esteban Tlelo-Cuautle,et al.  Designing VFs by applying genetic algorithms from nullator-based descriptions , 2007, 2007 18th European Conference on Circuit Theory and Design.

[9]  Reza Hashemian.  Designing Analog Circuits with Reduced Biasing Power , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[10]  H. Schmid,et al.  Approximating the universal active element , 2000 .

[11]  E. Tlelo-Cuautle,et al.  Biasing analog circuits using the nullor concept , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).

[12]  R. Hashemian.  Analog Circuit Design with Linearized DC Biasing , 2006, 2006 IEEE International Conference on Electro/Information Technology.

[13]  Lawrence Pillage,et al.  Electronic Circuit & System Simulation Methods (SRE) , 1998 .

[14]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[15]  Chris J. M. Verhoeven,et al.  Structured Electronic Design: Negative-Feedback Amplifiers , 2010 .

[16]  David G. Haigh,et al.  Admittance Matrix Models for the Nullor Using Limit Variables and Their Application to Circuit Design , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.