Energy-Efficient, Noise-Tolerant CMOS Domino VLSI Circuits in VDSM Technology

Compared to static CMOS logic, dynamic logic offers good performance. Wide fan-in dynamic logic such as domino is often used in performance critical paths, to achieve high speeds where static CMOS fails to meet performance objectives. However, domino gates typically consume higher dynamic switching and leakage power and display weaker noise immunity as compared to static CMOS gates. Keeping in view of the above stated problems in previous existing designs, novel energy-efficient domino circuit techniques are proposed. The proposed circuit techniques reduced the dynamic switching power consumption; short-circuit current overhead, idle mode leakage power consumption and enhanced evaluation speed and noise immunity in domino logic circuits. Also regarding performance, these techniques minimize the power-delay product (PDP) as compared to the standard full-swing circuits in deep sub micron CMOS technology. Also the noise immunity of the CMOS Domino circuits with various techniques and keepers are analyzed. Various noise sources are considered and noise immune domino logic is proposed.

[1]  SALENDRA. GOVINDARAJULU,et al.  Energy-efficient Reduced Swing Domino Logic Circuits in 65 nm Technology , .

[2]  Naresh R. Shanbhag,et al.  Energy-efficient dynamic circuit design in the presence of crosstalk noise , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[3]  Larry Welch,et al.  Issues in the design of domino logic circuits , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[4]  T. Jayachandra Prasad,et al.  Design of High Performance Arithmetic and Logic Circuits in DSM Technology , 2010 .

[5]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[6]  Salendra. Govindarajulu,et al.  Low Power , Reduced Dynamic Voltage Swing Domino Logic Circuits , 2010 .

[7]  P. Ng,et al.  Performance of CMOS differential circuits , 1996 .

[8]  B. Flachs,et al.  A 1 GHz single-issue 64 b PowerPC processor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[9]  Eby G. Friedman,et al.  Variable threshold voltage keeper for contention reduction in dynamic circuits , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[10]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Chingwei Yeh,et al.  Pseudo-footless CMOS domino logic circuits for high-performance VLSI designs , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[12]  Shekhar Borkar,et al.  Low power design challenges for the decade , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[13]  Tripti Sharma,et al.  High Performance VLSI Design Using Body Biasing in Domino Logic Circuits , 2011 .

[14]  V. Kursun,et al.  Domino logic with dynamic body biased keeper , 2002, Proceedings of the 28th European Solid-State Circuits Conference.