Energy-Efficient, Noise-Tolerant CMOS Domino VLSI Circuits in VDSM Technology
暂无分享,去创建一个
[1] SALENDRA. GOVINDARAJULU,et al. Energy-efficient Reduced Swing Domino Logic Circuits in 65 nm Technology , .
[2] Naresh R. Shanbhag,et al. Energy-efficient dynamic circuit design in the presence of crosstalk noise , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[3] Larry Welch,et al. Issues in the design of domino logic circuits , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).
[4] T. Jayachandra Prasad,et al. Design of High Performance Arithmetic and Logic Circuits in DSM Technology , 2010 .
[5] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.
[6] Salendra. Govindarajulu,et al. Low Power , Reduced Dynamic Voltage Swing Domino Logic Circuits , 2010 .
[7] P. Ng,et al. Performance of CMOS differential circuits , 1996 .
[8] B. Flachs,et al. A 1 GHz single-issue 64 b PowerPC processor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[9] Eby G. Friedman,et al. Variable threshold voltage keeper for contention reduction in dynamic circuits , 2002, 15th Annual IEEE International ASIC/SOC Conference.
[10] L. Heller,et al. Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[11] Chingwei Yeh,et al. Pseudo-footless CMOS domino logic circuits for high-performance VLSI designs , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[12] Shekhar Borkar,et al. Low power design challenges for the decade , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).
[13] Tripti Sharma,et al. High Performance VLSI Design Using Body Biasing in Domino Logic Circuits , 2011 .
[14] V. Kursun,et al. Domino logic with dynamic body biased keeper , 2002, Proceedings of the 28th European Solid-State Circuits Conference.