A TDC-Based Two-Step Quantizer With Swapper Technique for a Multibit Continuous-Time Delta–Sigma Modulator

A time-to-digital converter (TDC)-based two-step quantizer is proposed for a multibit continuous-time delta-sigma modulator (CTDSM). In the proposed time-domain quantizer, the barrel-shifting operation realizes the dynamic element matching (DEM) function inherently, eliminating an explicit DEM circuit and the associated circuit latency. The two-step quantization scheme further reduces the hardware and power consumption of a multibit TDC quantizer. A swapper technique, in addition to the inherent DEM, is incorporated to randomize the selection of the two banks of digital-to-analog converter cells, which ensure good linearity. A third-order CTDSM incorporating the proposed TDC-based two-step quantizer is fabricated in a 90-nm CMOS process. The modulator achieves a signal-to-noise-and-distortion ratio of 69.6 dB over a 1-MHz signal bandwidth. Operated from 1.2-V analog and 1-V digital supplies, the whole CTDSM consumes 1.79 mW and achieves a figure of merit of 361 fJ/conversion.

[1]  Yung-Yu Lin,et al.  A 1.2V 2MHz BW 0.084mm2 CT ΔΣ ADC with −97.7dBc THD and 80dB DR using low-latency DEM , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Hajime Shibata,et al.  A 100mW 10MHz-BW CT ΔΣ Modulator with 87dB DR and 91dBc IMD , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[4]  R. Remmers,et al.  A 3.3 V 10 b 25 Msample/s two-step ADC in 0.35 /spl mu/m CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[5]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[6]  Edgar Sanchez-Sinencio,et al.  A 0.8 ps DNL Time-to-Digital Converter With 250 MHz Event Rate in 65 nm CMOS for Time-Mode-Based Modulator , 2011 .

[7]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[8]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[9]  F. Kuttner,et al.  A 3mW 74dB SNR 2MHz CT /spl Delta//spl Sigma/ ADC with a tracking-ADC-quantizer in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[10]  Edgar Sánchez-Sinencio,et al.  A Continuous Time Multi-Bit $\Delta \Sigma$ ADC Using Time Domain Quantizer and Feedback Element , 2011, IEEE Journal of Solid-State Circuits.

[11]  Ping Chen,et al.  A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  Mohammad Ranjbar,et al.  A 3.1 mW Continuous-Time ΔΣ Modulator With 5-Bit Successive Approximation Quantizer for WCDMA , 2010, IEEE Journal of Solid-State Circuits.

[13]  Edgar Sánchez-Sinencio,et al.  A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[15]  H. Darabi,et al.  A 2.1mW/3.2mW delay-compensated GSM/WCDMA ΣΔ analog-digital converter , 2008, 2008 IEEE Symposium on VLSI Circuits.

[16]  H. van der Ploeg,et al.  A 3.3 V 10 b 25 Msample/s two-step ADC in 0.35 μm CMOS , 1999 .

[17]  Edgar Sánchez-Sinencio,et al.  A 0.8 ps DNL Time-to-Digital Converter With 250 MHz Event Rate in 65 nm CMOS for Time-Mode-Based $\Sigma \Delta$ Modulator , 2011, IEEE Journal of Solid-State Circuits.

[18]  Tsung-Hsien Lin,et al.  A 0.89-mW 1-MHz 62-dB SNDR Continuous-Time Delta–Sigma Modulator With an Asynchronous Sequential Quantizer and Digital Excess-Loop-Delay Compensation , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Kok Lim Chan,et al.  Segmented Dynamic Element Matching for High-Resolution Digital-to-Analog Conversion , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.