VLSI implementation for a new video codec

Keywords: LTS1 ; LTS3 Reference LTS-CONF-1992-010 Record created on 2006-10-27, modified on 2016-08-08

[1]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[2]  D. Mlynek,et al.  A New Architecture for an Automatic Generation of Fast Pipelined Adders , 1991, ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference.

[3]  Touradj Ebrahimi,et al.  Video coding using a pyramidal Gabor expansion , 1990, Other Conferences.

[4]  Touradj Ebrahimi,et al.  Hardware evaluation of EPFL proposal for MPEG-II , 1991 .

[5]  Christer Svensson,et al.  A true single-phase-clock dynamic CMOS circuit technique , 1987 .

[6]  Frederic Dufaux,et al.  Coding of digital TV by motion-compensated Gabor decomposition , 1991, Optics & Photonics.