An advanced PSA technology for high-speed bipolar LSI

An advanced method for polysilicon self-aligned (PSA) bipolar LSI technology has realized a miniaturized transistor for high performance. By introducing the overlapping structure for double polysilicon electrodes, the emitter area is reduced to 1 µm × 3 µm and the base junction is reduced to 0.3 µm. The CML integrated circuit composed of this transistor has achieved a minimum propagation delay time of 0.29 ns/gate with power dissipation of 1.48 mW/gate. Compared to the conventional PSA method, this technology promises to fabricate higher speed and higher density LSI's.

[1]  T. Sudo,et al.  A 100 PS bipolar logic , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  T. Takahashi,et al.  A high-speed 1600-gate bipolar LSI processor , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  H. Shiba,et al.  A 4K static bipolar TTL RAM , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Toru Takahashi,et al.  A Low-Power Frequency Divider with a New Swallowing Technique for FM Receiver , 1979, IEEE Transactions on Consumer Electronics.

[5]  H. Shiba,et al.  A new polysilicon process for a bipolar device—PSA technology , 1979, IEEE Transactions on Electron Devices.

[6]  T. Nakamura,et al.  An advanced PSA process for high speed bipolar VLSI , 1979, 1979 International Electron Devices Meeting.