Understanding device performance by incorporating 2D-carrier profiles from high resolution scanning spreading resistance microscopy into device simulations

We developed a procedure and software allowing us to predict and understand device performance by incorporating 2D-carrier profiles from high resolution scanning spreading resistance microscopy into a device simulator. We demonstrate the incorporation of the quantified SSRM 2D-profiles into a device simulator using data collected on p-MOSFETs. Based on these profiles the simulator now predicts the electrical characteristics of the device in excellent agreement with the experimental device results, whereas calculations based on (advanced calibration) process simulations showed significant discrepancies. With this approach the difficult and time consuming calibration step of the process simulation can be circumvented and device results can be interpreted directly based on the details of the real 2D-carrier profiles.

[1]  Trudo Clarysse,et al.  Epitaxial staircase structure for the calibration of electrical characterization techniques , 1998 .

[2]  S. Anand,et al.  Probing carriers in two-dimensional systems with high spatial resolution by scanning spreading resistance microscopy , 2003 .

[3]  Kazuya Ohuchi,et al.  High-resolution characterization of ultrashallow junctions by measuring in vacuum with scanning spreading resistance microscopy , 2007 .

[4]  K. Sankaran,et al.  Analysis and modeling of the high vacuum scanning spreading resistance microscopy nanocontact on silicon , 2010 .

[5]  Wilfried Vandervorst,et al.  Two-dimensional carrier profiling of InP structures using scanning spreading resistance microscopy , 1998 .

[6]  R. Rooyackers,et al.  Observation of diameter dependent carrier distribution in nanowire-based transistors , 2011, Nanotechnology.

[7]  R. L. Mattis,et al.  Resistivity‐Dopant Density Relationship for Boron‐Doped Silicon , 1980 .

[8]  J. Mody,et al.  Evolution of metastable phases in silicon during nanoindentation: mechanism analysis and experimental verification , 2009, Nanotechnology.

[9]  Wilfried Vandervorst,et al.  Conductive diamond tips with sub‐nanometer electrical resolution for characterization of nanoelectronics device structures , 2009 .

[10]  R. L. Mattis,et al.  Resistivity‐Dopant Density Relationship for Phosphorus‐Doped Silicon , 1980 .

[11]  W. Vandervorst,et al.  Characterization of a point‐contact on silicon using force microscopy‐supported resistance measurements , 1995 .