Fringe-induced barrier lowering (FIBL) included threshold voltage model for double-gate MOSFETs

Abstract A physical, compact, short-channel threshold voltage model for undoped double-gate MOSFETs has been extended through a phenomenological approach to include the fringe-induced barrier lowering (FIBL) effect associated with high-permittivity (high- k ) gate dielectrics. The resulting analytical model closely describes published numerical simulations over a wide range of device/material parameters. Exploiting the new device model, a concerted analysis combining FIBL-enhanced short-channel effects and gate direct tunneling current is performed on candidate high- k gate dielectrics to assess their overall impact on DG MOSFET scaling. It is projected that high- k gate dielectrics may extend DG MOSFET scaling beyond that with SiO 2 by 10–20% for a 2–3× smaller equivalent oxide thickness of high- k dielectrics than that of SiO 2 .

[1]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[2]  Ming-Ren Lin,et al.  Fringing-induced barrier lowering (FIBL) in sub-100 nm MOSFETs with high-K gate dielectrics , 1998 .

[3]  J.C. Lee,et al.  Effects of high-temperature forming gas anneal on HfO/sub 2/ MOSFET performance , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[4]  Sungjoo Lee,et al.  Specific structural factors influencing on reliability of CVD-HfO/sub 2/ , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[5]  John R. Hauser,et al.  Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go? , 2002, IBM J. Res. Dev..

[6]  P. Abramowitz,et al.  Metal gate MOSFETs with HfO2 gate dielectric , 2002, VLSIT 2002.

[7]  E. Harrell,et al.  A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs , 2003 .

[8]  D. Muller,et al.  50 nm vertical replacement-gate (VRG) nMOSFETs with ALD HfO2 and Al2O3 gate dielectrics , 2001 .

[9]  T. Sugii,et al.  Low standby power CMOS with HfO/sub 2/ gate oxide for 100-nm generation , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[10]  J. Meindl,et al.  A circuit-level perspective of the optimum gate oxide thickness , 2001 .

[11]  D. Frank,et al.  Analysis of the design space available for high- kgate dielectrics in nanoscale MOSFETs , 2000 .

[12]  Eric M. Vogel,et al.  Modeled tunnel currents for high dielectric constant dielectrics , 1998 .

[13]  Jinfeng Kang,et al.  Threshold voltage model for MOSFETs with high-k gate dielectrics , 2002 .

[14]  D. Frank,et al.  Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[15]  Jinhong Yuan,et al.  Modeling short channel effect on high-k and stacked-gate MOSFETs , 2000 .