FPGA based Efficient Interpolator design using DALUT Algorithm

Abstract: Interpolator is an important sampling device used for multirate filtering to provide signal processing in wireless communication system. There are many applications in which sampling rate must be changed. Interpolators and decimators are utilized to increase or decrease the sampling rate. In this paper an efficient method has been presented to implement high speed and area efficient interpolator for wireless communication systems. A multiplier less technique is used which substitutes multiplyand-accumulate operations with look up table (LUT) accesses. Interpolator has been implemented using Partitioned distributed arithmetic look up table (DALUT) technique. This technique has been used to take an optimal advantage of embedded LUTs of the target FPGA. This method is useful to enhance the system performance in terms of speed and area. The proposed interpolator has been designed using half band poly phase FIR structure with Matlab, simulated with ISE, synthesized with Xilinx Synthesis Tools (XST) and implemented on Spartan-3E and Virtex2pro device. The proposed LUT based multiplier less approach has shown a maximum operating frequency of 92.859 MHz with Virtex Pro and 61.6 MHz with Spartan 3E by consuming considerably less resources to provide cost effective solution for wireless communication systems.

[1]  Stephen A. Dyer,et al.  Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..

[2]  Mitsuru Yamada,et al.  A high-speed FIR digital filter with CSD coefficients implemented on FPGA , 2001, ASP-DAC '01.

[3]  Keshab K. Parhi,et al.  Synthesis of minimum-area folded architectures for rectangular multidimensional multirate DSP systems , 2003, IEEE Trans. Signal Process..

[4]  Venkatesh Krishnan,et al.  A novel high performance distributed arithmetic adaptive filter implementation on an FPGA , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[5]  Shyh-Jye Jou,et al.  Multiplierless multirate decimator/interpolator module generator , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[6]  A. Miri,et al.  Area-Efficient FIR Filter Design on FPGAs using Distributed Arithmetic , 2006, 2006 IEEE International Symposium on Signal Processing and Information Technology.

[7]  Yuanfu Zhao,et al.  An Area-Efficient Interpolator Applied in Audio Σ Δ DAC , 2007, 2007 Third International IEEE Conference on Signal-Image Technologies and Internet-Based System.

[8]  Abbes Amira,et al.  FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic , 2008, IEEE Transactions on Signal Processing.

[9]  S.I.S. Hassan,et al.  Implementing WCDMA digital up converter in FPGA , 2008, 2008 IEEE International RF and Microwave Conference.

[10]  A. Al-Haj.  An efficient configurable hardware implementation of fundamental multirate filter banks , 2008, 2008 5th International Multi-Conference on Systems, Signals and Devices.