论文信息 - On reducing PLC response time

On reducing PLC response time

The dual core bit-byte CPU must be equipped with properly designed circuits, providing interface between the two processor units, and making it possible to exploit all its advantages like versatility of the byte unit and speed of the bit unit. First of all, the interface circuits should be designed in such a way, that they don’t disturb maximally parallel operation of the units, and that the CPU as a whole works in the same manner as in a standard PLC. The paper presents hardware solutions supporting effective operation of PLC CPU-s. Possibilities of solving problems concerning data exchange between a CPU and peripheral circuits were presented, with a special stress on timers and counters, and also on data exchange between the bit unit and the byte unit. The objective of the proposed solutions is to decrease the time necessary for a CPU to access its peripheries.

M. Chmiel

[1] Edward Hrynkiewicz,et al. Remarks on Parallel Bit-Byte CPU Structures of the Programmable Logic Controller , 2005 .

[2] J. Donandt. Improving response time of programmable logic controllers by use of a Boolean coprocessor , 1989, Proceedings. VLSI and Computer Peripherals. COMPEURO 89.

[3] Edward Hrynkiewicz,et al. Concurrent operation of processors in the bit-byte CPU of a PLC , 2010 .

[4] F. Duncan,et al. Programmable logic controllers: architecture and applications , 1990 .

[5] Hideki Hashimoto,et al. A new architecture for high-performance programmable logic controller , 1997, Proceedings of the IECON'97 23rd International Conference on Industrial Electronics, Control, and Instrumentation (Cat. No.97CH36066).

[6] Hans Berger. Automating with STEP 7 in LAD and FBD: SIMATIC S7-300/400 Programmable Controllers , 2001 .

[7] John W. Webb,et al. Programmable Logic Controllers: Principles and Applications , 1994 .

[8] Edward Hrynkiewicz,et al. Improving of concurrent operation of the Bit-Byte PLC CPU , 2006 .

[9] Edward Hrynkiewicz,et al. A02: Concurrent operation of the processors in bit-byte CPU of a PLC , 2004 .