An evolved EDGE PHY ASIC supporting soft-output equalization and Rx diversity

In this paper the first complete Evolved EDGE transceiver physical layer ASIC supporting receive diversity and soft-output Viterbi equalization is presented. It comprises transmitter and receiver with detector and a decoder with an autonomous incremental redundancy implementation. The ASIC reaches a measured sensitivity of -111.8dBm for single antenna GSM voice channels and achieves the reference interference performance for adjacent channels 12 dB above 3GPP requirements. It occupies 6mm2 in 130nm CMOS with a power consumption between 5 and 39mW.

[1]  Qiuting Huang,et al.  A 4.5mW digital baseband receiver for level-A evolved EDGE , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Sankaran Aniruddhan,et al.  A 65nm CMOS SoC with embedded HSDPA/EDGE transceiver, digital baseband and multimedia processor , 2011, 2011 IEEE International Solid-State Circuits Conference.

[3]  Hsiang-Hui Chang,et al.  A 65-nm GSM/GPRS/EDGE SoC With Integrated BT/FM , 2012, IEEE Journal of Solid-State Circuits.

[4]  Christoph Roth,et al.  Turbo decoder design for high code rates , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[5]  Wolfgang Koch,et al.  Optimum and sub-optimum detection of coded data disturbed by time-varying intersymbol interference (applicable to digital mobile radio receivers) , 1990, [Proceedings] GLOBECOM '90: IEEE Global Telecommunications Conference and Exhibition.

[6]  Thomas Burger,et al.  A quad-band class-39 RF CMOS receiver for evolved EDGE , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Jiunn-Tsair Chen,et al.  A two-stage hybrid approach for CCI/ISI reduction with space-time processing , 1997, IEEE Communications Letters.

[8]  Qiuting Huang,et al.  Efficient channel shortening for higher order modulation: Algorithm and architecture , 2012, 2012 IEEE International Symposium on Circuits and Systems.