Towards fault adaptive routing in metasurface controller networks

Abstract HyperSurfaces (HSFs) comprise structurally reconfigurable metasurfaces whose electromagnetic properties can be changed via a software interface, using an embedded miniaturized network of controllers, enabling novel capabilities in wireless communications, including 5G applications. Resource constraints associated with a hardware testbed of this breakthrough technology, currently under development, necessitate an interconnect architecture of a Network of Controllers (CN) that is distinct from, yet reminiscent to, those of conventional Network-on-Chip (NoC) architectures. To meet the purposes of our HSF testbed, we rationalize the construction of an irregular topology where its controllers are interconnected in a Manhattan-like geometry, with the flow of control directives conducted in a handshaking mode, and routing operated by an XY-YX algorithm that is agnostic of the CN connectivity, determined following the results of model specification and model checking techniques. With such controllers prone to the appearance of permanent faults, threatening the operation of such HSFs, we propose, develop and evaluate two fault adaptive routing algorithms aiming to enhance the successful delivery of packetized control directives to their recipients: (1) Loop Free Algorithm (LFA), and (2) Reliable Delivery Algorithm (RDA) of deterministic and probabilistic variants. LFA and RDA are developed based on utilizing said topology-agnostic XY-YX routing algorithm as a base, along with an appropriate adoption of routing turn rules, to address said HSF CN challenges that deviate from traditional fault tolerant routing algorithms seen in NoCs. Experimental evaluation results obtained using a custom developed simulator, show that probabilistic RDA exhibits top performance in terms of successful packet delivery ratio and topology coverage, albeit at the expense of a higher path hop count. Pointers in addressing tradeoffs between HSF CN performance and resource utilization are also provided.

[1]  Kim G. Larsen,et al.  UPPAAL-SMC: Statistical Model Checking for Priced Timed Automata , 2012, QAPL.

[2]  Jie Wu,et al.  A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model , 2003, IEEE Trans. Computers.

[3]  Chrysostomos Nicopoulos,et al.  Dynamic fault-tolerant routing algorithm for networks-on-chip based on localised detouring paths , 2013, IET Comput. Digit. Tech..

[4]  Radu Marculescu,et al.  Stochastic Communication: A New Paradigm for Fault-Tolerant Networks-on-Chip , 2007, VLSI Design.

[5]  Maokun Li,et al.  A programmable metasurface with dynamic polarization, scattering and focusing control , 2016, Scientific Reports.

[6]  Axel Jantsch,et al.  Methods for fault tolerance in networks-on-chip , 2013, CSUR.

[7]  Mahdi Nikdast,et al.  An Innovational Intermittent Algorithm in Networks-On-Chip (NOC) , 2008 .

[8]  Steven M. Nowick,et al.  Asynchronous Design—Part 1: Overview and Recent Advances , 2015, IEEE Design & Test.

[9]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[10]  Deepesh Srivastava,et al.  Elimination of Glass Artifacts and Object Segmentation , 2012, ArXiv.

[11]  Eduard Alarcón,et al.  Computing and Communications for the Software-Defined Metamaterial Paradigm: A Context Analysis , 2018, IEEE Access.

[12]  José Duato,et al.  994 International Conference on Parallel Processing a Necessary and Sufficient Condition for Deadlock-free Adaptive Routing in Wormhole Networks , 2022 .

[13]  Ian F. Akyildiz,et al.  A New Wireless Communication Paradigm through Software-Controlled Metasurfaces , 2018, IEEE Communications Magazine.

[14]  M. A. Gaikwad,et al.  Review of XY Routing Algorithm for Network-on-Chip Architecture , 2012 .

[15]  Andrei. Borshchev,et al.  The Big Book of Simulation Modeling: Multimethod Modeling with Anylogic 6 , 2013 .

[16]  Andreas Pitsillides,et al.  Fault Adaptive Routing in Metasurface Controller Networks , 2018, 2018 11th International Workshop on Network on Chip Architectures (NoCArc).

[17]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[18]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[19]  Ian F. Akyildiz,et al.  Design and Development of Software Defined Metamaterials for Nanonetworks , 2015, IEEE Circuits and Systems Magazine.

[20]  Julius Georgiou,et al.  Asynchronous Circuits as an Enabler of Scalable and Programmable Metasurfaces , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[21]  Li-Shiuan Peh,et al.  ARIADNE: Agnostic Reconfiguration in a Disconnected Network Environment , 2011, 2011 International Conference on Parallel Architectures and Compilation Techniques.

[22]  Ahmad Patooghy,et al.  XYX: A Power & Performance Efficient Fault-Tolerant Routing Algorithm for Network on Chip , 2009, 2009 17th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[23]  Li-Shiuan Peh,et al.  Enabling system-level modeling of variation-induced faults in Networks-on-Chips , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[24]  Eduard Alarcón,et al.  Fault Tolerance in Programmable Metasurfaces: The Beam Steering Case , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[25]  Andreas Pitsillides,et al.  Formal Verification of a Programmable Hypersurface , 2018, FMICS.

[26]  Ian F. Akyildiz,et al.  Realizing Wireless Communication Through Software-Defined HyperSurface Environments , 2018, 2018 IEEE 19th International Symposium on "A World of Wireless, Mobile and Multimedia Networks" (WoWMoM).