An FPGA-based framework for run-time injection and analysis of soft errors in microprocessors

State-of-the-art cyber-physical systems are increasingly deployed in harsh environments with non-negligible soft error rates, such as aviation or search-and-rescue missions. State-of-the-art nanoscale manufacturing technologies are more vulnerable to soft errors. In this paper, we present an FPGA-based framework for injecting soft errors into user-specified memory elements of an entire microprocessor (MIPS32) running application software. While the framework is applicable to arbitrary software, we demonstrate its usage by characterizing soft errors effects on several software filters used in aviation for probabilistic sensor data fusion.

[1]  F. Bezerra,et al.  Two Complementary Approaches for Studying the Effects of SEUs on Digital Processors , 2007, IEEE Transactions on Nuclear Science.

[2]  Dhiraj K. Pradhan,et al.  Fault Injection: A Method for Validating Computer-System Dependability , 1995, Computer.

[3]  C. Lopez-Ongil,et al.  A Unified Environment for Fault Injection at Any Design Level Based on Emulation , 2007, IEEE Transactions on Nuclear Science.

[4]  E. Normand.  Single-event effects in avionics , 1996 .

[5]  T. Başar,et al.  A New Approach to Linear Filtering and Prediction Problems , 2001 .

[6]  R. Velazco,et al.  Impact of data cache memory on the single event upset-induced error rate of microprocessors , 2003 .

[7]  C. Lopez-Ongil,et al.  Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation , 2007, IEEE Transactions on Nuclear Science.

[8]  Massimo Violante,et al.  An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits , 2002, J. Electron. Test..

[9]  Luigi Carro,et al.  On the use of VHDL simulation and emulation to derive error rates , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[10]  Henrique Madeira,et al.  Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers , 1998, IEEE Trans. Software Eng..

[11]  Johan Karlsson,et al.  GOOFI: generic object-oriented fault injection tool , 2003, 2003 International Conference on Dependable Systems and Networks, 2003. Proceedings..

[12]  Bogdan Nicolescu,et al.  Detecting Soft Errors by a Purely Software Approach: Method, Tools and Experimental Results , 2003, DATE.

[13]  Bradley Fletcher Dutton.  Embedded Soft-Core Processor-Based Built-In Self-Test of Field Programmable Gate Arrays , 2010 .

[14]  Wolfram Burgard,et al.  Probabilistic Robotics (Intelligent Robotics and Autonomous Agents) , 2005 .

[15]  Massimo Violante,et al.  Combined software and hardware techniques for the design of reliable IP processors , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[16]  N. Kawamoto,et al.  Comparison between neutron-induced system-SER and accelerated-SER in SRAMS , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[17]  Bernd Becker,et al.  Technische Informatik - eine einführende Darstellung , 2008 .

[18]  Donald Yeung,et al.  Application-Level Correctness and its Impact on Fault Tolerance , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.

[19]  F. Faure,et al.  How to characterize the problem of SEU in processors & representative errors observed on flight , 2005, 11th IEEE International On-Line Testing Symposium.

[20]  E. Nonnand.  Single Event Upsets in Implantable Cardioverter Defibrillators , 1998 .

[21]  Régis Leveugle,et al.  Using run-time reconfiguration for fault injection in hardware prototypes , 2000, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[22]  Michael A. Kochte.  Zur Zuverlässigkeitsmodellierung von Hardware-Software-Systemen On the Reliability Modeling of Hardware-Software-Systems , 2008 .

[23]  David I. August,et al.  SWIFT: software implemented fault tolerance , 2005, International Symposium on Code Generation and Optimization.

[24]  Michael Nicolaidis,et al.  Embedded robustness IPs for transient-error-free ICs , 2002, IEEE Design & Test of Computers.

[25]  Jean-Marc Daveau,et al.  An industrial fault injection platform for soft-error dependability analysis and hardening of complex system-on-a-chip , 2009, 2009 IEEE International Reliability Physics Symposium.

[26]  Bernd Becker,et al.  A study of cognitive resilience in a JPEG compressor , 2008, 2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN).

[27]  Wolfram Burgard,et al.  Monte Carlo localization for mobile robots , 1999, Proceedings 1999 IEEE International Conference on Robotics and Automation (Cat. No.99CH36288C).

[28]  Lloyd W. Massengill,et al.  Impact of scaling on soft-error rates in commercial microprocessors , 2002 .

[29]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .