VLSI/WSI designs for folded cube-connected cycles architectures

This paper presents VLSI/WSI designs for a recently introduced parallel architecture known as the folded cube-connected cycles (FCCC). We first discuss two layouts for the FCCC, in which there is no component redundancy. Then we incorporate redundancy and present locally and globally reconfigurable FCCCs. We also discuss the design of universal building blocks for the construction of fault-tolerant FCCCs of various dimensions.

[1]  Franco P. Preparata,et al.  The cube-connected-cycles: A versatile network for parallel computation , 1979, 20th Annual Symposium on Foundations of Computer Science (sfcs 1979).

[2]  Shahram Latifi,et al.  Properties and Performance of Folded Hypercubes , 1991, IEEE Trans. Parallel Distributed Syst..

[3]  Israel Koren,et al.  Yield enhancement designs for WSI cube connected cycles , 1989, [1989] Proceedings International Conference on Wafer Scale Integration.

[4]  Prithviraj Banerjee.  The Cubical Ring Connected Cycles: A Fault-Tolerant Parallel Computation Network , 1988, IEEE Trans. Computers.

[5]  W. Kent Fuchs,et al.  Reconfigurable Cube-Connected Cycles Architectures , 1990, J. Parallel Distributed Comput..

[6]  Dhiraj K. Pradhan,et al.  Flip-Trees: Fault-Tolerant Graphs with Wide Containers , 1988, IEEE Trans. Computers.

[7]  Susumu Horiguchi,et al.  Yield enhancement architecture of WSI cube-connected cycle , 1994, Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI).

[8]  W. Kent Fuchs,et al.  Efficient Spare Allocation in Reconfigurable Arrays , 1986, 23rd ACM/IEEE Design Automation Conference.

[9]  N.-F. Tzeng.  A reconfigurable cube-connected cycles architecture for wafer scale integration , 1991, 1991 Proceedings, International Conference on Wafer Scale Integration.