Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers
暂无分享,去创建一个
Chetan Vudadha | M. B. Srinivas | Saurabh Agrawal | Ajay Surya | M. Srinivas | Saurabh Agrawal | C. Vudadha | A. Surya
[1] Chetan Vudadha,et al. CNFET based ternary magnitude comparator , 2012, 2012 International Symposium on Communications and Information Technologies (ISCIT).
[2] Vincent C. Gaudet,et al. A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[3] Andreas Antoniou,et al. Low power dissipation MOS ternary logic family , 1984 .
[4] M. Yoeli,et al. Ternary arithmetic unit , 1968 .
[5] Keivan Navi,et al. Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..
[6] K. Sridharan,et al. Carbon nanotube FET-based low-delay and low-power multi-digit adder designs , 2017, IET Circuits Devices Syst..
[7] H. T. Mouftah,et al. Depletion/enhancement CMOS for a lower power family of three-valued logic circuits , 1985 .
[8] T. Nakamura,et al. Realization of quaternary logic circuits by n-channel MOS devices , 1986 .
[9] Yutaka Ohno,et al. Chirality assignment of individual single-walled carbon nanotubes in carbon nanotube field-effect transistors by micro-photocurrent spectroscopy , 2004 .
[10] S. Tans,et al. Room-temperature transistor based on a single carbon nanotube , 1998, Nature.
[11] Chung-Len Lee,et al. Algebraic division for multilevel logic synthesis of multi-valued logic circuits , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).
[12] Li Wei,et al. (n,m) Selectivity of single-walled carbon nanotubes by different carbon precursors on Co-Mo catalysts. , 2007, Journal of the American Chemical Society.
[13] Michitaka Kameyama,et al. A 32 × 32 BIT multiplier using multiple-valued MOS current-mode circuits , 1987, 1987 Symposium on VLSI Circuits.
[14] Erik DeBenedictis,et al. The Opportunities and Controversies of Reversible Computing , 2017, Computer.
[15] H.-S. Philip Wong,et al. Carbon nanotube computer , 2013, Nature.
[16] David A. Rich,et al. A Survey of Multivalued Memories , 1986, IEEE Transactions on Computers.
[17] A. Rubio,et al. Design and implementation of a 5/spl times/5 trits multiplier in a quasi-adiabatic ternary CMOS logic , 1998 .
[18] K. Sridharan,et al. A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.
[19] Tsutomu Sasao,et al. Ternary decision diagrams. Survey , 1997, Proceedings 1997 27th International Symposium on Multiple- Valued Logic.
[20] H. Wong,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.
[21] S. L. Hurst. An extension of binary minimisation techniques to ternary equations , 1968, Comput. J..
[22] F. Lombardi,et al. A novel CNTFET-based ternary logic gate design , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.
[23] Jie Deng,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.
[24] E. Fluhr,et al. Design and Implementation of the POWER6 Microprocessor , 2008, IEEE Journal of Solid-State Circuits.
[25] H. T. Mouftah,et al. Design of Ternary COS/MOS Memory and Sequential Circuits , 1977, IEEE Transactions on Computers.
[26] Keivan Navi,et al. High-Efficient Circuits for Ternary Addition , 2014, VLSI Design.
[27] John A. Chandy,et al. Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[28] K. Sridharan,et al. Efficient Multiternary Digit Adder Design in CNTFET Technology , 2013, IEEE Transactions on Nanotechnology.
[29] Françoise Remacle,et al. Ternary logic implemented on a single dopant atom field effect silicon transistor , 2010 .
[30] K. Sridharan,et al. Low-Complexity Multiternary Digit Multiplier Design in CNTFET Technology , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[31] K. W. Current. Current-mode CMOS multiple-valued logic circuits , 1994 .
[32] Michitaka Kameyama,et al. Multiple-Valued Reversible Benchmarks and Extensible Quantum Specification (XQS) Format , 2013, 2013 IEEE 43rd International Symposium on Multiple-Valued Logic.
[33] Tsutomu Sasao,et al. Multiple-Valued Decomposition of Generalized Boolean Functions and the Complexity of Programmable Logic Arrays , 1981, IEEE Transactions on Computers.
[34] Anu Gupta,et al. Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology , 2015 .
[35] K. Roy,et al. Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.
[36] Stanley L. Hurst,et al. Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.
[37] Yong-Bin Kim,et al. CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.
[38] C. Sechen,et al. ASIC by design: automated design of digital signal processing application-specific integrated circuits , 2004, IEEE Circuits and Devices Magazine.
[39] Stephen Y. H. Su,et al. Computer Minimization of Multivalued Switching Functions , 1972, IEEE Transactions on Computers.
[40] Sheldon B. Akers,et al. Binary Decision Diagrams , 1978, IEEE Transactions on Computers.