Low power current mode multi-valued logic interconnect for high speed interchip communications
暂无分享,去创建一个
A new GaAs current mode (CM) chip-to-chip interconnection circuit is presented that provides high signal transfer speed with a 50 /spl Omega/ active termination and reduced input voltage swing. The power dissipation is shown to be 1/8 of an ECL I/O. The ternary logic version of it can reduce wiring by half and eliminate clock skew problems while still keeping the low power dissipation.
[1] Jens Kargaard Madsen,et al. A high-speed interconnect network using ternary logic , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.
[2] Evert Seevinck,et al. Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .