FlashCache: a NAND flash memory file cache for low power web servers
暂无分享,去创建一个
[1] Ronald G. Dreslinski,et al. The M5 Simulator: Modeling Networked Systems , 2006, IEEE Micro.
[2] Paul Barford,et al. Generating representative Web workloads for network and server performance evaluation , 1998, SIGMETRICS '98/PERFORMANCE '98.
[3] David Woodhouse,et al. JFFS : The Journalling Flash File System , 2001 .
[4] Chanik Park,et al. A low-cost memory architecture with NAND XIP for mobile embedded systems , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).
[5] Alvin R. Lebeck,et al. Power aware page allocation , 2000, SIGP.
[6] Byung-Soon Choi,et al. A 90-nm CMOS 1.8-V 2-Gb NAND flash memory for mass storage applications , 2003 .
[7] Robert Patti,et al. Techniques for Producing 3D ICs with High-Density Interconnect , 2004 .
[8] Guido Torelli,et al. On-chip error correcting techniques for new-generation flash memories , 2003, Proc. IEEE.
[9] Kang G. Shin,et al. Design and Implementation of Power-Aware Virtual Memory , 2003, USENIX ATC, General Track.
[10] Laurent Lefèvre,et al. Packet classification in the NIC for improved SMP-based Internet servers , 2003 .
[11] Kunle Olukotun,et al. Niagara: a 32-way multithreaded Sparc processor , 2005, IEEE Micro.
[12] Per Stenström,et al. A cost-effective main memory organization for future servers , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.