论文信息 - The Flexible Processor-dynamically reconfigurable logic array for personal-use emulation system

The Flexible Processor-dynamically reconfigurable logic array for personal-use emulation system

A dynamically reconfigurable logic array, i.e., the Flexible Processor, suitable for single chip emulation system is developed. It demonstrates the sequential execution of sub-circuits divided from original circuit, by newly developed Temporal Communication Module (TCM). In order to accelerate emulation speed, a logic element, which can reduce configuration data by 30% as compared to conventional Look-Up-Table, is implemented. The chip (3.9/spl times/3.9 mm/sup 2/) fabricated with 0.6 /spl mu/m CMOS technology operates at 33 MHz with 5.0 V power supply.

[1] Koji Kotani,et al. A Fine-Grained Programmable Logic Module with Small Amount of Configuration Data for Dynamically Reconfigurable Field Programmable Gate Array (FPGA) , 2002 .

[2] Steven Trimberger,et al. A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[3] Tadahiro Ohmi,et al. Flexible Processor Based on Full-Adder/D-Flip-Flop Merged Module (FDMM) , 2001 .