A 0.9V 12-bit 200-kS/s 1.07µW SAR ADC with ladder-based reconfigurable time-domain comparator

This paper presents a SAR ADC for biomedical application, which has a strict limit on its power consumption. Thus, two techniques are introduced into its design: a novel ladder-based reconfigurable time domain (RTD) comparator is proposed to reduce the noise and to adjust power according to inputs automatically; and a novel clock distribution circuit is utilized to save more than 55% power consumption. The prototype chip is designed and fabricated in UMC 0.18μm technology. The simulation results show that with supply voltage of 0.9V, the ADC consumes 1.07μW at the sampling rate of 200kS/s. And the SNDR is 71.2 dB with 3.24kHz input sinusoid signal, showing the corresponding figure-of-merit of 1.8 fJ /conversion-step.

[1]  Chun-Ming Huang,et al.  A 0.5V 1KS/s 2.5nW 8.52-ENOB 6.8fJ/conversion-step SAR ADC for biomedical applications , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[2]  Chao Yang,et al.  A 12-bit 200KS/s SAR ADC with a mixed switching scheme and integer-based split capacitor array , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).

[3]  Franco Maloberti,et al.  A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[5]  Jae-Yoon Sim,et al.  A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface , 2011, IEEE Journal of Solid-State Circuits.

[6]  Nihar R. Mahapatra,et al.  Comparison and analysis of delay elements , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[7]  Ameya Bhide,et al.  A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-$\mu$m CMOS for Medical Implant Devices , 2012, IEEE Journal of Solid-State Circuits.