A fault tolerant ATM switching architecture

This paper proposes a new fault-tolerant, self-routing, and high performance switching architecture for ATM networks based on multistage interconnection networks (MINs). It consists of two closely linked Banyan networks. Links are provided at every stage to allow cells to transfer to and from each plane. Reliability analysis shows that this architecture has a much fault-tolerance than some of the fault-tolerant ATM networks found in the literature. Simulation results also indicate that the proposed architecture offers better performance in terms of cell loss rates with or without the presence of faults in the network. The proposed architecture offers high throughput with acceptable cell delay time, low cost, simple routing, and priority of messages. Furthermore, the proposed switch architecture is modular in its design making it ideal for VLSI implementation.

[1]  Victor P. Nelson.  Fault-tolerant computing: fundamental concepts , 1990, Computer.

[2]  Krishnan Padmanabhan,et al.  An efficient architecture for fault-tolerant ATM switches , 1995, TNET.

[3]  Nian-Feng Tzeng,et al.  A fault-tolerant scheme for multistage interconnection networks , 1985, ISCA '85.

[4]  Charles J. Colbourn,et al.  Assessing Reliability of Multistage Interconnection Networks , 1993, IEEE Trans. Computers.

[5]  A. Pattavina,et al.  Nonblocking architectures for ATM switching , 1993, IEEE Communications Magazine.

[6]  Arata Itoh,et al.  A Fault-Tolerant Switching Network for B-ISDN , 1991, IEEE J. Sel. Areas Commun..

[7]  Sudhakar M. Reddy,et al.  Augmented Shuffle-Exchange Multistage Interconnection Networks , 1987, Computer.

[8]  Howard Jay Siegel,et al.  A survey and comparison of fault-tolerant multistage interconnection networks , 1994 .

[9]  Dharma P. Agrawal,et al.  A Survey and Comparision of Fault-Tolerant Multistage Interconnection Networks , 1987, Computer.

[10]  Shun-Shii Lin,et al.  On multiple-fault diagnosis of baseline interconnection networks , 1992, Eleventh Annual International Phoenix Conference on Computers and Communication [1992 Conference Proceedings].

[11]  Robert S. Swarz,et al.  The theory and practice of reliable system design , 1982 .

[12]  Shigeo Urushidani,et al.  Rerouting Network: A High-Performance Self-Routing Switch for B-ISDN , 1991, IEEE J. Sel. Areas Commun..

[13]  Bernard L. Menezes,et al.  New Bounds on the Reliability of Augmented Shuffle-Exchange Networks , 1995, IEEE Trans. Computers.

[14]  V. P. Kumar,et al.  Reliability enhancement by time and space redundancy in multistage interconnection networks , 1991 .

[15]  Kishor S. Trivedi,et al.  Multistage Interconnection Network Reliability , 1989, IEEE Trans. Computers.

[16]  E.W. Zegura,et al.  Architectures for ATM switching systems , 1993, IEEE Communications Magazine.

[17]  Cauligi S. Raghavendra,et al.  Reliability analysis of redundant-path interconnection networks , 1989 .

[18]  Duncan H. Lawrie,et al.  A Class of Redundant Path Multistage Interconnection Networks , 1983, IEEE Transactions on Computers.

[19]  Vijay P. Kumar,et al.  Failure Dependent Performance Analysis of a Fault-Tolerant Multistage Interconnection Network , 1989, IEEE Trans. Computers.

[20]  Tony T. Lee.  Nonblocking copy networks for multicast packet switching , 1988, IEEE J. Sel. Areas Commun..

[21]  Xian Cheng,et al.  Reliability of a Class of Multistage Interconnection Networks , 1992, IEEE Trans. Parallel Distributed Syst..

[22]  Suresh Rai,et al.  Reliability computation of multistage interconnection networks , 1989 .

[23]  P. U. Tagle,et al.  A high-performance fault-tolerant switching network for B-ISDN , 1995, Proceedings International Phoenix Conference on Computers and Communications.