Design and Power Optimization of a 16 nm Dual Floating Gate FET Memory Array and Peripheral Circuits.