Design and measurements results of 7-bit low-power, low area SAR A/D converter for pixel systems

The design and measurements results of analog-to-digital converter implemented in CMOS 180 nm technology have been presented in this paper. The successive approximation architecture with charge redistribution has been chosen. Much emphasis was placed on limiting the area occupancy of the whole chip so as its power consumption, which makes the described circuit suitable for multichannel applications. The presented converter achieves 2.5 MS/s sampling rate with 7-bit resolution at 77 μW and occupies only 90 μm × 95 μm.

[1]  Chorng-Kuang Wang,et al.  A 8-bit 500-KS/s low power SAR ADC for bio-medical applications , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[2]  Piotr Kmon,et al.  64 Channel Neural Recording Amplifier with Tunable Bandwidth in 180 nm CMOS Technology , 2011 .

[3]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[4]  Pawel Grybos,et al.  A 10-bit 3MS/s low-power charge redistribution ADC in 180nm CMOS for neural application , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.