VSDF: synchronous data flow for VLSI

This article describes a modified Synchronous Data Flow (SDF) model which is suitable for modeling synchronous VLSI circuits. The target model takes advantage of the synchronous nature of the operations to eliminate buffering between circuits where possible. We introduce a temporal notation, and define relevant functions for constructing a system.

[1]  Edward A. Lee,et al.  Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.

[2]  G. Goossens,et al.  Architectural synthesis for medium and high throughput signal processing with the new Cathedral environment , 1991 .

[3]  Wim F. J. Verhaegh,et al.  Architectural strategies for high-throughput applications , 1993, J. VLSI Signal Process..

[4]  Dominique Lavenier,et al.  From behavioral to RTL models: an approach , 1994, Proceedings of IEEE 5th International Workshop on Rapid System Prototyping.

[5]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[6]  Edward A. Lee.  Consistency in dataflow graphs , 1991, Proceedings of the International Conference on Application Specific Array Processors.

[7]  Edward A. Lee.  Mulitdimensional Streams Rooted in Dataflow , 1993, Architectures and Compilation Techniques for Fine and Medium Grain Parallelism.

[8]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[9]  R. McConnell,et al.  Tools for correct DSP synchronization , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.