Integer-pixel motion estimation H.264/AVC accelerator architecture with optimal memory management

This paper presents an improved accelerator core for H.264/AVC video-coding motion estimation. The proposed hardware architecture meets the integer-pixel, full-search block-matching algorithm requirements with an optimal memory management and an effective data-path. Performance characteristics like low latency, high processing speed and efficiency near 100% are achieved without a high control overhead. The core calculates the 41 best motion vectors using a pipeline process. It is composed of a systolic 16x16 processor elements array, a sum of absolute differences adder tree and a Lagrangian rate/distortion cost optimizer. Implementation results based on FPGA devices in a system on chip (SoC) structure using VHDL are included.

[1]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[2]  Liang-Gee Chen,et al.  Analysis and architecture design of variable block-size motion estimation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Nuno Roma,et al.  Efficient and configurable full-search block-matching processors , 2002, IEEE Trans. Circuits Syst. Video Technol..

[4]  Michael Stegherr,et al.  Parameterizable VLSI architectures for the full-search block-matching algorithm , 1989 .

[5]  Wen Guo,et al.  Improved FFSBM algorithm and its VLSI architecture for variable block size motion estimation of H.264 , 2005, 2005 International Symposium on Intelligent Signal Processing and Communication Systems.

[6]  Peter Kuhn,et al.  Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.

[7]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[8]  Liang-Gee Chen,et al.  Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  Ajay Luthra,et al.  Introduction to the special issue on the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[10]  Liang-Gee Chen,et al.  Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[11]  Peter Pirsch,et al.  Array architectures for block matching algorithms , 1989 .