Modeling of power supply noise in large chips using the finite difference time domain method

[1]  L.D. Smith,et al.  Developing a decoupling methodology with SPICE for multilayer printed circuit boards , 1998, 1998 IEEE EMC Symposium. International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.98CH36253).

[2]  K. Yee Numerical solution of initial boundary value problems involving maxwell's equations in isotropic media , 1966 .

[3]  Oh-Kyong Kwon,et al.  A new analytic model of simultaneous switching noise in CMOS systems , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[4]  T. Sudo,et al.  Characterization and reduction of simultaneous switching noise for a multilayer package , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.

[5]  John L. Prince,et al.  Simultaneous Switching Noise of CMOS Devices and Systems , 1993 .

[6]  J. S. Neely,et al.  Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[7]  Keith A. Jenkins,et al.  Design guidelines for short, medium, and long on-chip interconnections , 1996 .

[8]  H. H. Wu,et al.  Accurate power supply and ground plane pair models , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).

[9]  Keunmyung Lee,et al.  Modeling and analysis of multichip module power supply planes , 1995 .

[10]  T. Sudo,et al.  Experimental characterization of simultaneous switching noise for multichip modules , 1995 .

[11]  Ishiuchi,et al.  Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas , 2004 .

[12]  Jose E. Schutt-Aine,et al.  Latency insertion method (LIM) for the fast transient simulation of large networks , 2001 .

[13]  C. Paul Incorporation of terminal constraints in the FDTD analysis of transmission lines , 1994 .

[14]  Raymond E. Anderson,et al.  Power plane SPICE models and simulated performance for materials and geometries , 2001 .

[15]  Madhavan Swaminathan,et al.  Electromagnetic modeling and hardware measurements of simultaneous switching noise in high speed systems , 2002, 2002 IEEE International Symposium on Electromagnetic Compatibility.

[16]  Rajendran Panda,et al.  Design and analysis of power distribution networks with accurate RLC models , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[17]  R. Allmon,et al.  High-performance microprocessor design , 1998, IEEE J. Solid State Circuits.

[18]  Wiren D. Becker,et al.  Modeling, measurement, and simulation of simultaneous switching noise , 1996 .

[19]  Barry Kent Gilbert,et al.  High-frequency characterization of power/ground-plane structures , 1999 .

[20]  W. Scott,et al.  Accurate computation of the radiation from simple antennas using the finite-difference time-domain method , 1989, Digest on Antennas and Propagation Society International Symposium.

[21]  Leon O. Chua,et al.  Computer-Aided Analysis Of Electronic Circuits , 1975 .

[22]  P. Garrou,et al.  Wafer level chip scale packaging (WL-CSP): an overview , 2000, ECTC 2000.

[23]  Om P. Gandhi,et al.  Use of the Finite-Difference Time-Domain Method in Calculating EM Absorption in Human Tissues , 1987, IEEE Transactions on Biomedical Engineering.

[24]  A. Taflove,et al.  Numerical Solution of Steady-State Electromagnetic Scattering Problems Using the Time-Dependent Maxwell's Equations , 1975 .

[25]  Zhang Jin,et al.  Physics based modeling of simultaneous switching noise in high speed systems , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[26]  Larry D. Smith,et al.  Power distribution system design methodology and capacitor selection for modern CMOS technology , 1999 .

[27]  Madhavan Swaminathan,et al.  Modeling of field penetration through planes in multilayered packages , 2001 .

[28]  Soha Hassoun,et al.  A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..

[29]  Madhavan Swaminathan,et al.  Computation and effect of field penetration through planes in multi-layered package power distribution networks for giga-processors , 2000, IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.00TH8524).

[30]  G.A. Katopis,et al.  Delta-I noise specification for a high-performance computing machine , 1985, Proceedings of the IEEE.

[31]  C. Durney,et al.  Extending the two-dimensional FDTD method to hybrid electromagnetic systems with active and passive lumped elements , 1992 .

[32]  Madhavan Swaminathan,et al.  Capturing via effects in simultaneous switching noise simulation , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[33]  William J. Bowhill,et al.  Circuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU , 1995, Digit. Tech. J..

[34]  J. L. Prince,et al.  Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .

[35]  Nanju Na,et al.  Modeling and transient simulation of planes in electronic packages for GHz systems , 1999, IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.99TH8412).

[36]  J. P. Libous,et al.  Measurement, modeling, and simulation of flip-chip CMOS ASIC simultaneous switching noise on a multilayer ceramic BGA , 1997 .

[37]  George A. Katopis,et al.  Decoupling capacitor effects on switching noise , 1992, [1992 Proceedings] Electrical Performance of Electronic Packaging.

[38]  J.A. Davis,et al.  Analytical models for coupled distributed RLC lines with ideal and nonideal return paths , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[39]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[40]  J. L. Prince,et al.  Effect of CMOS driver loading conditions on simultaneous switching noise , 1994 .

[41]  Ernest S. Kuh,et al.  Passive multipoint moment matching model order reduction algorithm on multiport distributed interconnect networks , 1999 .

[42]  大越 孝敬 Planar circuits for microwaves and lightwaves , 1985 .

[43]  George A. Katopis,et al.  Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems , 1998 .

[44]  Jeffrey K. Hollingsworth,et al.  Instrumentation and Measurement , 1998, 2022 International Symposium on Electronics and Telecommunications (ISETC).

[45]  Tapan K. Sarkar,et al.  An investigation of delta-I noise on integrated circuits , 1993 .

[46]  Wojciech Gwarek,et al.  Analysis of arbitrarily shaped two-dimensional microwave circuits by finite-difference time-domain method , 1988 .

[47]  Linda P. B. Katehi,et al.  Computation of switching noise in printed circuit boards , 1997 .

[48]  E. J. Rymaszewski,et al.  Microelectronics Packaging Handbook , 1988 .

[49]  James L. Drewniak,et al.  Power bus decoupling on multilayer printed circuit boards , 1995 .

[50]  Madhavan Swaminathan,et al.  Computation of the frequency response of multiple planes in gigahertz packages and boards , 1999, IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.99TH8412).

[51]  B. Beker,et al.  Modeling of power distribution systems in PCs , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).

[52]  B. Beker,et al.  Modeling of power distribution systems for high-performance microprocessors , 1999 .

[53]  Madhavan Swaminathan,et al.  Modeling of irregular shaped power distribution planes using transmission matrix method , 2001 .

[54]  Madhavan Swaminathan,et al.  Modeling of realistic on-chip power grid using the FDTD method , 2002, 2002 IEEE International Symposium on Electromagnetic Compatibility.

[55]  Barry K. Gilbert,et al.  Wave model solution to the ground/power plane noise problem , 1995 .

[56]  Hannu Tenhunen,et al.  Fast modeling of core switching noise on distributed LRC power grid in ULSI circuits , 2001 .