论文信息 - AREA-CONSTRAINED DESIGN OF DIFFERENTIAL INPUT STAGE FOR A TWO-STAGE COMPENSATED OPERATIONAL AMPLIFIER

AREA-CONSTRAINED DESIGN OF DIFFERENTIAL INPUT STAGE FOR A TWO-STAGE COMPENSATED OPERATIONAL AMPLIFIER

A new figure of merit under area constraints is proposed for designing optimum performance differential input stage of a two-stage compensated operational amplifier. Figure of Merit, FoM2 is defined that includes the three small signal performance parameters, namely input-referred noise, unitygain bandwidth and differential dc gain. Expressions for these parameters in terms of area assigned, have been derived analytically and finally the expression for FoM2. It is shown how these performance parameters vary with the relative allocation of the total available area between the input and load transistors. The FoM2 is a peaking function of relative area allocation to the input transistors in the range of 64 % to 84 % of the total available area. The peak value of FoM2 and the minimum noise platform are functions of total available area. The total band noise for a given area is almost constant. These analyses are useful in developing CAD tool for the automatic synthesis of optimal differential input stage circuit design of an operational amplifier under area constraints.

Chandra Shekhar | Alpana Agarwal

[1] A. van der Ziel,et al. Thermal Noise in Field-Effect Transistors , 1962 .

[2] Robert G. Meyer,et al. Analysis and Design of Analog Integrated Circuits , 1993 .

[3] A. V. Der Ziel,et al. Thermal Noise in Field-Effect Transistors , 1962, Proceedings of the IRE.

[4] Robert Fox. Comments on circuit models for MOSFET thermal noise , 1993 .

[5] Bing Wang,et al. MOSFET thermal noise modeling for analog integrated circuits , 1994 .

[6] Ping-Keung Ko,et al. A physics-based MOSFET noise model for circuit simulators , 1990 .

[7] Bing J. Sheu,et al. BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .

[8] A. Ziel. Gate noise in field effect transistors at moderately high frequencies , 1963 .

[9] G. Nicollini,et al. Simulation-oriented noise model for MOS devices , 1987 .

[10] Yannis P. Tsividis,et al. Problems in Precision Modeling of the MOS Transistor for Analog Applications , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11] Chandra Shekhar,et al. Figure-of-Merit-Based Area-Constrained Design of Differential Amplifiers , 2008, VLSI Design.